This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-29 17:28:57 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
6f4cdcfea8efa9bb277b6d09909a5fba8bbf5a49
OpenSTA
/
verilog
T
History
James Cherry
741bf4d561
rm using std::
...
Signed-off-by: James Cherry <
[email protected]
>
2026-03-02 12:13:13 -08:00
..
Verilog.i
rel 3.0
2026-01-13 09:36:45 -07:00
Verilog.tcl
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (
#309
)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReader.cc
rm using std::
2026-03-02 12:13:13 -08:00
VerilogReaderPvt.hh
mv StdStringSeq defs to StringUtil.hh
2026-02-28 15:53:23 -08:00
VerilogScanner.hh
LibExpr/spef/saif c++ parsers
2025-02-01 14:49:30 -08:00
VerilogWriter.cc
rm using std::
2026-03-02 12:13:13 -08:00