36e516924f
* Add parser support for specify blocks and specparam Treated like regular parameters, and so ignored * Add regression test * Apply PR feedback * missed the verilog_lang |
||
|---|---|---|
| .. | ||
| Verilog.i | ||
| Verilog.tcl | ||
| VerilogLex.ll | ||
| VerilogParse.yy | ||
| VerilogReader.cc | ||
| VerilogReader.hh | ||
| VerilogReaderPvt.hh | ||
| VerilogScanner.hh | ||
| VerilogWriter.cc | ||