This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-29 09:20:19 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
2ddd8900a9d622c1bfcd198e5a6733a5d678f87b
OpenSTA
/
verilog
T
History
James Cherry
fdca0dff7a
write_verilog use inout for power/ground
...
Signed-off-by: James Cherry <
[email protected]
>
2024-04-24 09:34:21 -07:00
..
Verilog.i
update copyright
2024-01-11 16:34:49 -08:00
Verilog.tcl
update copyright
2024-01-11 16:34:49 -08:00
VerilogLex.ll
Initial Pass at Attribute parsing
2024-03-09 22:02:19 +00:00
VerilogParse.yy
Fixes memory leak in verilog attribute code.
2024-04-22 21:54:12 +00:00
VerilogReader.cc
Fixes memory leak in verilog attribute code.
2024-04-22 21:54:12 +00:00
VerilogReaderPvt.hh
moving attribute types to std::string
2024-03-09 22:02:21 +00:00
VerilogWriter.cc
write_verilog use inout for power/ground
2024-04-24 09:34:21 -07:00
