This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenSTA
Watch
1
Star
0
Fork
0
mirror of
https://github.com/The-OpenROAD-Project/OpenSTA.git
synced
2026-08-31 10:04:55 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
2ada1ce715e732beb5e727d0c080c35501d600f5
OpenSTA
/
verilog
T
History
James Cherry
28d94b83fa
StdStringSet -> StringSet
...
Signed-off-by: James Cherry <
[email protected]
>
2026-03-08 15:55:12 -07:00
..
Verilog.i
rel 3.0
2026-01-13 09:36:45 -07:00
Verilog.tcl
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogLex.ll
Recognize some basic specify blocks and ignore them (
#309
)
2025-10-12 14:11:00 -07:00
VerilogParse.yy
rel 3.0
2026-01-13 09:36:45 -07:00
VerilogReader.cc
StdStringSet -> StringSet
2026-03-08 15:55:12 -07:00
VerilogReaderPvt.hh
StdStringSet -> StringSet
2026-03-08 15:55:12 -07:00
VerilogScanner.hh
LibExpr/spef/saif c++ parsers
2025-02-01 14:49:30 -08:00
VerilogWriter.cc
Write verilog escape (
#394
)
2026-03-02 16:48:15 -08:00