29 lines
1.5 KiB
Plaintext
29 lines
1.5 KiB
Plaintext
Startpoint: in (input port clocked by clk)
|
|
Endpoint: _1415_ (rising edge-triggered flip-flop clocked by clk)
|
|
Path Group: clk
|
|
Path Type: max
|
|
|
|
Cap Slew Delay Time Description Src Attr
|
|
---------------------------------------------------------------------------------------------------------------
|
|
0.00 0.00 0.00 clock clk (rise edge)
|
|
0.00 0.00 clock network delay (ideal)
|
|
0.00 0.00 v input external delay
|
|
0.00 0.00 0.00 0.00 v in (in)
|
|
in (net)
|
|
0.00 0.00 0.00 v _1415_/D (sky130_fd_sc_hd__dfrtp_1) synthesis/tests/counter.v:22.3-28.6
|
|
0.00 data arrival time
|
|
|
|
0.00 10.00 10.00 clock clk (rise edge)
|
|
0.00 10.00 clock network delay (ideal)
|
|
0.00 10.00 clock reconvergence pessimism
|
|
10.00 ^ _1415_/CLK (sky130_fd_sc_hd__dfrtp_1)
|
|
-0.10 9.90 library setup time
|
|
9.90 data required time
|
|
---------------------------------------------------------------------------------------------------------------
|
|
9.90 data required time
|
|
-0.00 data arrival time
|
|
---------------------------------------------------------------------------------------------------------------
|
|
9.90 slack (MET)
|
|
|
|
|