James Cherry
|
cc2ef1783f
|
update copyright
Signed-off-by: James Cherry <cherry@parallaxsw.com>
|
2023-02-18 17:55:40 -07:00 |
|
James Cherry
|
1af03c8d0f
|
write_verilog -remove_cells support non-liberty cells
Signed-off-by: James Cherry <cherry@parallaxsw.com>
|
2023-01-04 11:22:23 -07:00 |
|
James Cherry
|
2bc6e8f68c
|
update copyright
Signed-off-by: James Cherry <cherry@parallaxsw.com>
|
2022-01-04 10:17:08 -07:00 |
|
James Cherry
|
8c23d8ef83
|
read_verilog/link_design support redirection
|
2021-07-09 11:25:05 -07:00 |
|
James Cherry
|
2e8f0035dc
|
update copyright
|
2021-06-25 10:25:49 -07:00 |
|
James Cherry
|
6359bd6fc5
|
leaks
|
2021-02-07 17:22:59 +00:00 |
|
James Cherry
|
fc279f0b34
|
write_verilog -include_pwr_gnd
|
2020-10-19 20:55:54 -07:00 |
|
James Cherry
|
1c8f1ec9fc
|
VerilogWriter using instead of include for LibertyCell
|
2020-07-18 09:12:38 -07:00 |
|
James Cherry
|
a5722ae63c
|
write_verilog remove_cells use std::vector
|
2020-07-15 11:56:11 -07:00 |
|
James Cherry
|
4fa9e46235
|
write_verilog -remove_cells
|
2020-07-15 07:56:34 -07:00 |
|
James Cherry
|
ec856896c7
|
verilog read/write to public includes
|
2020-04-05 16:56:38 -07:00 |
|
James Cherry
|
ee326f165c
|
public headers in include/sta
|
2020-04-05 14:53:44 -07:00 |
|
James Cherry
|
804953e317
|
mv public headers to include/sta
|
2020-04-05 11:35:51 -07:00 |
|
James Cherry
|
4a017e86eb
|
update copyright
|
2020-03-06 18:50:37 -08:00 |
|
James Cherry
|
74e287a7eb
|
write_verilog escaped bus port name "input [7:0] \in[0] ;"
|
2019-07-03 21:18:38 -07:00 |
|
James Cherry
|
eea6ab1a29
|
write_verilog -sorted -> -sort
|
2019-06-17 12:33:37 -07:00 |
|
James Cherry
|
49b2c3cea7
|
rm redundant StaState args
|
2019-06-17 08:32:28 -07:00 |
|
James Cherry
|
3f7e207491
|
write_verilog
|
2019-06-16 21:08:00 -07:00 |
|
James Cherry
|
b075ccc783
|
update copyright
|
2019-01-01 12:26:11 -08:00 |
|
James Cherry
|
1154fb89fd
|
and then there was light...
|
2018-09-28 08:54:21 -07:00 |