326 lines
11 KiB
Plaintext
326 lines
11 KiB
Plaintext
|
PASS: setup
|
||
|
|
PASS: disable buf1
|
||
|
|
PASS: disable inv1
|
||
|
|
PASS: disable and1
|
||
|
|
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: out1 (output port clocked by clk1)
|
||
|
|
Path Group: clk1
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
0.00 0.00 clock clk1 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (ideal)
|
||
|
|
0.00 0.00 ^ reg2/CK (DFF_X1)
|
||
|
|
0.08 0.08 ^ reg2/Q (DFF_X1)
|
||
|
|
0.00 0.08 ^ out1 (out)
|
||
|
|
0.08 data arrival time
|
||
|
|
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 clock reconvergence pessimism
|
||
|
|
-3.00 7.00 output external delay
|
||
|
|
7.00 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
7.00 data required time
|
||
|
|
-0.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
6.92 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
|
||
|
|
Path Group: clk2
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 10.08 v reg1/Q (DFF_X1)
|
||
|
|
0.00 10.08 v reg3/D (DFF_X1)
|
||
|
|
10.08 data arrival time
|
||
|
|
|
||
|
|
20.00 20.00 clock clk2 (rise edge)
|
||
|
|
0.00 20.00 clock network delay (ideal)
|
||
|
|
0.00 20.00 clock reconvergence pessimism
|
||
|
|
20.00 ^ reg3/CK (DFF_X1)
|
||
|
|
-0.04 19.96 library setup time
|
||
|
|
19.96 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
19.96 data required time
|
||
|
|
-10.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
9.88 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
PASS: report after disabling instances
|
||
|
|
PASS: unset disable instances
|
||
|
|
PASS: disable pins
|
||
|
|
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: out1 (output port clocked by clk1)
|
||
|
|
Path Group: clk1
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
0.00 0.00 clock clk1 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (ideal)
|
||
|
|
0.00 0.00 ^ reg2/CK (DFF_X1)
|
||
|
|
0.08 0.08 ^ reg2/Q (DFF_X1)
|
||
|
|
0.00 0.08 ^ out1 (out)
|
||
|
|
0.08 data arrival time
|
||
|
|
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 clock reconvergence pessimism
|
||
|
|
-3.00 7.00 output external delay
|
||
|
|
7.00 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
7.00 data required time
|
||
|
|
-0.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
6.92 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
|
||
|
|
Path Group: clk2
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 10.08 v reg1/Q (DFF_X1)
|
||
|
|
0.00 10.08 v reg3/D (DFF_X1)
|
||
|
|
10.08 data arrival time
|
||
|
|
|
||
|
|
20.00 20.00 clock clk2 (rise edge)
|
||
|
|
0.00 20.00 clock network delay (ideal)
|
||
|
|
0.00 20.00 clock reconvergence pessimism
|
||
|
|
20.00 ^ reg3/CK (DFF_X1)
|
||
|
|
-0.04 19.96 library setup time
|
||
|
|
19.96 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
19.96 data required time
|
||
|
|
-10.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
9.88 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
PASS: report after disabling pins
|
||
|
|
PASS: unset disable pins
|
||
|
|
PASS: disable lib cell BUF_X1
|
||
|
|
PASS: disable lib cell INV_X1 from/to
|
||
|
|
PASS: disable lib cell NAND2_X1 from/to
|
||
|
|
PASS: disable lib cell NOR2_X1
|
||
|
|
PASS: disable lib cell AND2_X1 from/to
|
||
|
|
PASS: write_sdc with disable
|
||
|
|
PASS: unset all lib cell disables
|
||
|
|
PASS: case_analysis 0 on in1
|
||
|
|
PASS: case_analysis 1 on in2
|
||
|
|
PASS: case_analysis rising on in3
|
||
|
|
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: out1 (output port clocked by clk1)
|
||
|
|
Path Group: clk1
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
0.00 0.00 clock clk1 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (ideal)
|
||
|
|
0.00 0.00 ^ reg2/CK (DFF_X1)
|
||
|
|
0.08 0.08 ^ reg2/Q (DFF_X1)
|
||
|
|
0.00 0.08 ^ out1 (out)
|
||
|
|
0.08 data arrival time
|
||
|
|
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 clock reconvergence pessimism
|
||
|
|
-3.00 7.00 output external delay
|
||
|
|
7.00 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
7.00 data required time
|
||
|
|
-0.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
6.92 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
|
||
|
|
Path Group: clk2
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 10.08 v reg1/Q (DFF_X1)
|
||
|
|
0.00 10.08 v reg3/D (DFF_X1)
|
||
|
|
10.08 data arrival time
|
||
|
|
|
||
|
|
20.00 20.00 clock clk2 (rise edge)
|
||
|
|
0.00 20.00 clock network delay (ideal)
|
||
|
|
0.00 20.00 clock reconvergence pessimism
|
||
|
|
20.00 ^ reg3/CK (DFF_X1)
|
||
|
|
-0.04 19.96 library setup time
|
||
|
|
19.96 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
19.96 data required time
|
||
|
|
-10.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
9.88 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
PASS: report after case analysis
|
||
|
|
PASS: write_sdc with case analysis
|
||
|
|
PASS: unset case analysis
|
||
|
|
PASS: case_analysis falling on in1
|
||
|
|
PASS: write_sdc with falling case analysis
|
||
|
|
PASS: unset falling case analysis
|
||
|
|
PASS: set_logic_zero in1
|
||
|
|
PASS: set_logic_one in2
|
||
|
|
PASS: set_logic_dc in3
|
||
|
|
PASS: write_sdc with logic values
|
||
|
|
Startpoint: reg2 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: out1 (output port clocked by clk1)
|
||
|
|
Path Group: clk1
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
0.00 0.00 clock clk1 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (ideal)
|
||
|
|
0.00 0.00 ^ reg2/CK (DFF_X1)
|
||
|
|
0.08 0.08 ^ reg2/Q (DFF_X1)
|
||
|
|
0.00 0.08 ^ out1 (out)
|
||
|
|
0.08 data arrival time
|
||
|
|
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 clock reconvergence pessimism
|
||
|
|
-3.00 7.00 output external delay
|
||
|
|
7.00 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
7.00 data required time
|
||
|
|
-0.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
6.92 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
|
||
|
|
Path Group: clk2
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 10.08 v reg1/Q (DFF_X1)
|
||
|
|
0.00 10.08 v reg3/D (DFF_X1)
|
||
|
|
10.08 data arrival time
|
||
|
|
|
||
|
|
20.00 20.00 clock clk2 (rise edge)
|
||
|
|
0.00 20.00 clock network delay (ideal)
|
||
|
|
0.00 20.00 clock reconvergence pessimism
|
||
|
|
20.00 ^ reg3/CK (DFF_X1)
|
||
|
|
-0.04 19.96 library setup time
|
||
|
|
19.96 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
19.96 data required time
|
||
|
|
-10.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
9.88 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
PASS: report after logic values
|
||
|
|
PASS: data_check setup
|
||
|
|
PASS: data_check hold
|
||
|
|
PASS: data_check rise_from setup
|
||
|
|
PASS: data_check fall_to hold
|
||
|
|
PASS: write_sdc with data checks
|
||
|
|
Warning: sdc_disable_case.tcl line 1, object 'sdc_test2' not found.
|
||
|
|
Warning: sdc_disable_case.tcl line 1, object 'sdc_test2' not found.
|
||
|
|
PASS: clock_gating_check design
|
||
|
|
PASS: clock_gating_check clocks
|
||
|
|
PASS: clock_gating_check instance
|
||
|
|
PASS: clock_gating_check pin
|
||
|
|
PASS: write_sdc with clock gating
|
||
|
|
PASS: set_ideal_network
|
||
|
|
PASS: set_ideal_transition
|
||
|
|
PASS: min pulse width on clock
|
||
|
|
PASS: min pulse width on clk2
|
||
|
|
PASS: min pulse width on pin
|
||
|
|
PASS: min pulse width on instance
|
||
|
|
PASS: max_time_borrow on clocks
|
||
|
|
PASS: max_time_borrow on pin
|
||
|
|
PASS: max_time_borrow on instance
|
||
|
|
PASS: final write_sdc
|
||
|
|
PASS: final write_sdc -compatible
|
||
|
|
PASS: final write_sdc -digits 6
|
||
|
|
Startpoint: in3 (input port clocked by clk2)
|
||
|
|
Endpoint: reg2 (rising edge-triggered data to data check clocked by clk1)
|
||
|
|
Path Group: clk1
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
0.00 0.00 clock clk2 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (ideal)
|
||
|
|
2.00 2.00 v input external delay
|
||
|
|
0.00 2.00 v in3 (in)
|
||
|
|
0.05 2.05 v or1/ZN (OR2_X1)
|
||
|
|
0.03 2.07 ^ nor1/ZN (NOR2_X1)
|
||
|
|
0.00 2.07 ^ reg2/D (DFF_X1)
|
||
|
|
2.07 data arrival time
|
||
|
|
|
||
|
|
0.00 0.00 clock clk1 (rise edge)
|
||
|
|
0.00 0.00 clock network delay (propagated)
|
||
|
|
0.00 0.00 clock reconvergence pessimism
|
||
|
|
0.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 0.08 ^ reg1/Q (DFF_X1)
|
||
|
|
-0.60 -0.52 data check setup time
|
||
|
|
-0.52 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
-0.52 data required time
|
||
|
|
-2.07 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
-2.59 slack (VIOLATED)
|
||
|
|
|
||
|
|
|
||
|
|
Startpoint: reg1 (rising edge-triggered flip-flop clocked by clk1)
|
||
|
|
Endpoint: reg3 (rising edge-triggered flip-flop clocked by clk2)
|
||
|
|
Path Group: clk2
|
||
|
|
Path Type: max
|
||
|
|
|
||
|
|
Delay Time Description
|
||
|
|
---------------------------------------------------------
|
||
|
|
10.00 10.00 clock clk1 (rise edge)
|
||
|
|
0.00 10.00 clock network delay (ideal)
|
||
|
|
0.00 10.00 ^ reg1/CK (DFF_X1)
|
||
|
|
0.08 10.08 v reg1/Q (DFF_X1)
|
||
|
|
0.00 10.08 v reg3/D (DFF_X1)
|
||
|
|
10.08 data arrival time
|
||
|
|
|
||
|
|
20.00 20.00 clock clk2 (rise edge)
|
||
|
|
0.00 20.00 clock network delay (ideal)
|
||
|
|
0.00 20.00 clock reconvergence pessimism
|
||
|
|
20.00 ^ reg3/CK (DFF_X1)
|
||
|
|
-0.04 19.96 library setup time
|
||
|
|
19.96 data required time
|
||
|
|
---------------------------------------------------------
|
||
|
|
19.96 data required time
|
||
|
|
-10.08 data arrival time
|
||
|
|
---------------------------------------------------------
|
||
|
|
9.88 slack (MET)
|
||
|
|
|
||
|
|
|
||
|
|
PASS: final report_checks
|
||
|
|
ALL PASSED
|