OpenSTA/sdc/PortDelay.cc

123 lines
2.7 KiB
C++
Raw Normal View History

2018-09-28 17:54:21 +02:00
// OpenSTA, Static Timing Analyzer
2019-01-01 21:26:11 +01:00
// Copyright (c) 2019, Parallax Software, Inc.
2018-09-28 17:54:21 +02:00
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program. If not, see <https://www.gnu.org/licenses/>.
#include "Machine.hh"
#include "Sdc.hh"
#include "Network.hh"
#include "PortDelay.hh"
namespace sta {
PortDelay::PortDelay(Pin *pin,
ClockEdge *clk_edge,
Pin *ref_pin) :
pin_(pin),
clk_edge_(clk_edge),
source_latency_included_(false),
network_latency_included_(false),
ref_pin_(ref_pin),
delays_()
{
}
Clock *
PortDelay::clock() const
{
if (clk_edge_)
return clk_edge_->clock();
else
2019-03-13 01:25:53 +01:00
return nullptr;
2018-09-28 17:54:21 +02:00
}
bool
PortDelay::sourceLatencyIncluded() const
{
return source_latency_included_;
}
void
PortDelay::setSourceLatencyIncluded(bool included)
{
source_latency_included_ = included;
}
bool
PortDelay::networkLatencyIncluded() const
{
return network_latency_included_;
}
void
PortDelay::setNetworkLatencyIncluded(bool included)
{
network_latency_included_ = included;
}
2019-11-11 23:30:19 +01:00
RiseFall *
2018-09-28 17:54:21 +02:00
PortDelay::refTransition() const
{
// Reference pin transition is the clock transition.
if (clk_edge_)
return clk_edge_->transition();
else
2019-11-11 23:30:19 +01:00
return RiseFall::rise();
2018-09-28 17:54:21 +02:00
}
InputDelay::InputDelay(Pin *pin,
ClockEdge *clk_edge,
Pin *ref_pin,
int index,
Network *network) :
PortDelay(pin, clk_edge, ref_pin),
index_(index)
{
2019-10-25 17:51:59 +02:00
findLeafLoadPins(pin, network, &leaf_pins_);
2018-09-28 17:54:21 +02:00
}
OutputDelay::OutputDelay(Pin *pin,
ClockEdge *clk_edge,
Pin *ref_pin,
Network *network) :
PortDelay(pin, clk_edge, ref_pin)
2018-09-28 17:54:21 +02:00
{
if (network)
2019-10-25 17:51:59 +02:00
findLeafDriverPins(pin, network, &leaf_pins_);
2018-09-28 17:54:21 +02:00
}
////////////////////////////////////////////////////////////////
PortDelayLess::PortDelayLess(const Network *network) :
network_(network)
{
}
bool
PortDelayLess::operator() (const PortDelay *delay1,
const PortDelay *delay2) const
{
Pin *pin1 = delay1->pin();
Pin *pin2 = delay2->pin();
int pin_cmp = network_->pathNameCmp(pin1, pin2);
if (pin_cmp < 0)
return true;
else if (pin_cmp > 0)
return false;
else
return clkEdgeLess(delay1->clkEdge(), delay2->clkEdge());
}
} // namespace