OpenSTA/verilog/test/verilog_writer_modify.ok