luke
/
OpenSTA
mirror of https://github.com/The-OpenROAD-Project/OpenSTA.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenSTA/verilog/test/verilog_remove_cells_multig...

6 lines
138 B
Plaintext
Raw Normal View History

test: Remove empty-body assertions and fix test issues from review feedback Remove useless empty-body if-blocks that check file size/existence without doing anything, replacing them with meaningful puts output where appropriate. Split monolithic verilog test files into individual per-test files with their own .ok golden files. Update .ok files to match actual output. Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com> Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
2026-02-22 09:43:20 +01:00
--- Test 2: remove_cells on multi-gate design ---
test: strengthen assertions, add sorted SDC diff, and clean up tests - Add diff_files_sorted to test/helpers.tcl for hash-order-independent SDC comparison (fixes non-deterministic write_sdc output ordering) - Use diff_files_sorted in sdc_derate_disable_deep and sdc_port_delay_advanced tests - Remove stale coverage percentages from test comments (Comment 1) - Remove unnecessary catch blocks in search property tests (Comment 3) - Strengthen load-only tests with actual data verification (Comment 8) - Remove orphan .ok files for deleted monolithic tests (Comment 9) - Add golden .sdcok/.libok/.vok/.sdfok files for SDC/liberty/verilog write-and-diff tests - Add -B (clean rebuild) option to make_coverage_report.sh - Replace (void) casts and EXPECT_TRUE(true) with real assertions in TestSdc.cc and TestVerilog.cc Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com> Signed-off-by: Jaehyun Kim <jhkim@precisioninno.com>
2026-02-23 03:50:23 +01:00
No differences found.
No differences found.
No differences found.
No differences found.