Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
fd5cd675ac18fb7b01ea09f5476f08c1c88c0ec3
OpenRAM/compiler/characterizer
T
History
Matt Guthaus 7b10e3bfec Convert port index lists to three simple lists.
2018-11-08 12:19:40 -08:00
..
__init__.py
Fix check for missing simulator type in characterizer
2018-10-25 09:08:56 -07:00
charutils.py
…
delay.py
Convert port index lists to three simple lists.
2018-11-08 12:19:40 -08:00
functional.py
Convert port index lists to three simple lists.
2018-11-08 12:19:40 -08:00
lib.py
Changed the analytical delay model to accept multiport options. Little substance to the values generated.
2018-10-26 00:08:13 -07:00
setup_hold.py
…
simulation.py
Convert port index lists to three simple lists.
2018-11-08 12:19:40 -08:00
stimuli.py
Add ngspice equivalents of RUNLVL
2018-10-24 10:31:27 -07:00
trim_spice.py
Fixed merge conflicts with sram.py
2018-10-22 17:29:14 -07:00
worst_case.py
Made delay.py a child of simulation.py. Removed duplicate code in delay and changed some in simulation
2018-10-09 17:44:28 -07:00
Powered by Gitea Version: 1.27.2 Page: 4040ms Template: 65ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API