Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f9a66e86b4103182e0b3df528d4bcc8ace5b6763
OpenRAM/technology/freepdk45/sp_lib
T
History
mrg ae9dbe203d Add freepdk45 dummy cells
2019-07-03 14:53:44 -07:00
..
cell_1rw_1r.sp
Re-added new width 1rw,1r bitcells with flattened gds.
2018-12-05 20:43:10 -08:00
cell_1w_1r.sp
Fix error in cell width. Fix escape warning.
2019-02-24 10:48:54 -08:00
cell_6t.sp
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
dff.sp
Add dff_buf for buffered flop arrays.
2018-03-04 16:13:10 -08:00
dummy_cell_1rw_1r.sp
Add freepdk45 dummy cells
2019-07-03 14:53:44 -07:00
dummy_cell_1w_1r.sp
Add freepdk45 dummy cells
2019-07-03 14:53:44 -07:00
dummy_cell_6t.sp
Add freepdk45 dummy cells
2019-07-03 14:53:44 -07:00
replica_cell_1rw_1r.sp
Re-added new width 1rw,1r bitcells with flattened gds.
2018-12-05 20:43:10 -08:00
replica_cell_1w_1r.sp
Fix mising file
2019-02-24 11:04:56 -08:00
replica_cell_6t.sp
Modify replica cell spice in FreePDK45 to short Qbar to vdd
2018-11-05 11:42:42 -08:00
sense_amp.sp
…
tri_gate.sp
…
write_driver.sp
…
Powered by Gitea Version: 1.27.2 Page: 3570ms Template: 864ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API