mirror of https://github.com/VLSIDA/OpenRAM.git
Fix error in cell width. Fix escape warning.
This commit is contained in:
parent
4577d380f9
commit
9b785cd535
|
|
@ -45,7 +45,7 @@ def write_magic_script(cell_name, gds_name, extract=False, final_verification=Fa
|
|||
#f.write("load {}_new\n".format(cell_name))
|
||||
#f.write("cellname rename {0}_new {0}\n".format(cell_name))
|
||||
#f.write("load {}\n".format(cell_name))
|
||||
f.write("cellname delete \(UNNAMED\)\n")
|
||||
f.write("cellname delete \\(UNNAMED\\)\n")
|
||||
f.write("writeall force\n")
|
||||
f.write("select top cell\n")
|
||||
f.write("expand\n")
|
||||
|
|
|
|||
|
|
@ -6,8 +6,8 @@ MM7 RA_to_R_left Q_bar gnd gnd NMOS_VTG W=180.0n L=50n m=1
|
|||
MM6 RA_to_R_left wl1 bl1 gnd NMOS_VTG W=180.0n L=50n m=1
|
||||
MM5 Q wl0 bl0 gnd NMOS_VTG W=135.00n L=50n m=1
|
||||
MM4 Q_bar wl0 br0 gnd NMOS_VTG W=135.00n L=50n m=1
|
||||
MM1 Q Q_bar gnd gnd NMOS_VTG W=270.0n L=50n m=1
|
||||
MM0 Q_bar Q gnd gnd NMOS_VTG W=270.0n L=50n m=1
|
||||
MM1 Q Q_bar gnd gnd NMOS_VTG W=205.0n L=50n m=1
|
||||
MM0 Q_bar Q gnd gnd NMOS_VTG W=205.0n L=50n m=1
|
||||
MM3 Q Q_bar vdd vdd PMOS_VTG W=90n L=50n m=1
|
||||
MM2 Q_bar Q vdd vdd PMOS_VTG W=90n L=50n m=1
|
||||
.ENDS
|
||||
|
|
|
|||
Loading…
Reference in New Issue