| .. |
|
sram_1rw_8b_256w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_8b_512w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_8b_1024w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_32b_256w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_32b_512w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_32b_1024w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_32b_2048w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_64b_1024w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_64b_1024w_2bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_128b_1024w_1bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_128b_1024w_2bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
|
sram_1rw_128b_1024w_4bank_scn3me_subm.py
|
First set of IP library components. Some DRC/LVS errors exist. Some timing characterization errors exist. Logs included with errors.
|
2018-02-25 11:16:01 -08:00 |
44d85ecb94