| .. |
|
bank.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
bank_select.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
bitcell.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
bitcell_array.py
|
Mostly working for 1 bank.
|
2018-03-23 08:14:26 -07:00 |
|
control_logic.py
|
Mostly working for 1 bank.
|
2018-03-23 08:14:26 -07:00 |
|
delay_chain.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff.py
|
Add dff_buf for buffered flop arrays.
|
2018-03-04 16:13:10 -08:00 |
|
dff_array.py
|
Reworking control logic for veritcal poly. Rewrote delay line. Rewrote buffered-DFF array.
|
2018-03-23 08:12:47 -07:00 |
|
dff_buf.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff_buf_array.py
|
Reworking control logic for veritcal poly. Rewrote delay line. Rewrote buffered-DFF array.
|
2018-03-23 08:12:47 -07:00 |
|
dff_inv.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
dff_inv_array.py
|
Add bank_sel to bank_select module as input.
|
2018-03-23 08:13:39 -07:00 |
|
hierarchical_decoder.py
|
Rework hierarchical decoder to not be folded. Remove address from central bank bus and access via side pins now. Eight way column mux now works.
|
2018-03-23 08:13:20 -07:00 |
|
hierarchical_predecode.py
|
Single bank passing DRC and LVS again.
|
2018-03-23 08:13:10 -07:00 |
|
hierarchical_predecode2x4.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
hierarchical_predecode3x8.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
ms_flop.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
ms_flop_array.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
precharge.py
|
Route precharge vdd to M3
|
2018-04-04 13:34:56 -07:00 |
|
precharge_array.py
|
Change precharge input from clk to en
|
2018-02-12 15:32:47 -08:00 |
|
replica_bitcell.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
|
replica_bitline.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
sense_amp.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
sense_amp_array.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
single_level_column_mux.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
|
single_level_column_mux_array.py
|
Rework hierarchical decoder to not be folded. Remove address from central bank bus and access via side pins now. Eight way column mux now works.
|
2018-03-23 08:13:20 -07:00 |
|
tri_gate.py
|
Fixed comment style on power functions. Also added power parameters to scn3me_subm tech file and tested functionality.
|
2018-03-01 23:34:15 -08:00 |
|
tri_gate_array.py
|
First version of analytical power models. Still huge room for improvement. Analytical power printed with 1 verbose level.
|
2018-02-26 16:32:28 -08:00 |
|
wordline_driver.py
|
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
|
2018-03-23 08:14:09 -07:00 |
|
write_driver.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
|
write_driver_array.py
|
Organize top-level files into subdirs.
|
2018-02-09 10:25:24 -08:00 |
f9916f9f43