luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
f9787eb878f25d6cdf257609e1113d61e0d677c2
OpenRAM/compiler/bitcells
T
History
mrg f9787eb878 Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
..
bitcell_1rw_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
bitcell_1w_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
bitcell_base.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00
bitcell.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
col_cap_bitcell_1rw_1r.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00
dummy_bitcell_1rw_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
dummy_bitcell_1w_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
dummy_bitcell.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
dummy_pbitcell.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00
pbitcell.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00
replica_bitcell_1rw_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
replica_bitcell_1w_1r.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
replica_bitcell.py
Use bitcell_base for all bitcells. Fix missing setup_bitcell call
2020-11-02 17:00:15 -08:00
replica_pbitcell.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00
row_cap_bitcell_1rw_1r.py
PR from mithro + other changable GDS file names
2020-11-02 16:00:16 -08:00