Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
ee97d87bdf6941384dbe03b460e6dfeaa1780c36
OpenRAM/technology/scn4m_subm
T
History
mrg aeb9594877 Do not extract bb (bounding box) layer in SCN4M_SUBM tech file
2022-01-13 14:39:34 -08:00
..
gds_lib
Remove label Q_bar from replica_cell_1rw due to Magic port bug
2022-01-13 14:38:59 -08:00
mag_lib
Rework bitcells.
2020-11-13 10:07:40 -08:00
models
Adjusted vth0 of FF and SS models in scn4m from nominal.
2019-10-07 15:26:20 -07:00
sim_data
Added more data for regression modules.
2021-06-21 17:21:00 -07:00
sp_lib
Rework bitcells.
2020-11-13 10:07:40 -08:00
tech
Do not extract bb (bounding box) layer in SCN4M_SUBM tech file
2022-01-13 14:39:34 -08:00
tf
Add draft lyt file -- connectivity not working
2020-08-14 10:38:22 -07:00
__init__.py
update copyright year.
2021-01-22 11:24:53 -08:00
Powered by Gitea Version: 1.27.2 Page: 1507ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API