This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 09:30:38 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
d2ca2efdbe34c6e24408ee014c6c6dbbebc3c00c
OpenRAM
/
technology
/
scn4m_subm
/
gds_lib
T
History
Matt Guthaus
c01f0f5274
Merge branch 'dev' into fix_rbl_cell_connections
2018-11-05 16:38:46 -08:00
..
cell_1rw_1r.gds
Fixed drc issues with replica bitline test.
2018-11-02 17:16:41 -07:00
cell_6t.gds
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
dff.gds
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
replica_cell_1rw_1r.gds
Fixed drc issues with replica bitline test.
2018-11-02 17:16:41 -07:00
replica_cell_6t.gds
Comment spice cells. Change replica to short Q to vdd instead of Qbar to gnd.
2018-11-05 10:59:08 -08:00
sense_amp.gds
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tri_gate.gds
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
write_driver.gds
Added scn4m_subm.
2018-09-13 12:53:35 -07:00