mirror of https://github.com/VLSIDA/OpenRAM.git
Flatten and simplify 1rw 1r bitcell. Move bitcell vias to M3 if rotation is limited. Simplify replica bitcell vdd routing. |
||
|---|---|---|
| .. | ||
| gds_lib | ||
| lib | ||
| sp_lib | ||
| tech | ||
| tf | ||
| layers.map | ||