| .. |
|
channel_route.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
contact.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
custom_cell_properties.py
|
support multi cell wide precharge cells
|
2021-04-23 22:49:29 -07:00 |
|
custom_layer_properties.py
|
fix freepdk45
|
2021-06-17 03:21:01 -07:00 |
|
delay_data.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
design.py
|
remove debug lines and merge
|
2021-02-09 20:53:23 -08:00 |
|
errors.py
|
Add exception errors file
|
2020-04-08 16:55:45 -07:00 |
|
geometry.py
|
Merge remote-tracking branch 'bvhoof/dev' into dev
|
2021-03-01 12:16:26 -08:00 |
|
graph_util.py
|
Added debug measurements along main delay paths in SRAM. WIP.
|
2020-11-17 12:43:17 -08:00 |
|
hierarchy_design.py
|
Add hierarchical seperator option to work with Xyce measurements.
|
2021-05-14 16:16:25 -07:00 |
|
hierarchy_layout.py
|
Make purposes argument to gdsMill. Create prefixGDS.py script.
|
2021-06-22 14:40:43 -07:00 |
|
hierarchy_spice.py
|
When determining bitline names, added a technology check for sky130.
|
2021-06-16 17:04:02 -07:00 |
|
lef.py
|
Improve supply routing for ring and side pins
|
2021-05-28 10:58:30 -07:00 |
|
pin_layout.py
|
Improve supply routing for ring and side pins
|
2021-05-28 10:58:30 -07:00 |
|
power_data.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
route.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
utils.py
|
use special purposes with _get_gds_reader
|
2021-06-23 13:21:19 -07:00 |
|
vector.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
verilog.py
|
Fix error in 1 spare column Verilog
|
2021-06-21 13:13:53 -07:00 |
|
wire.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
wire_path.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
|
wire_spice_model.py
|
Update copyright year.
|
2021-01-22 11:23:28 -08:00 |
c599d8f62c