Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
c39c0efd398e0877088ee80c04c24dbda62bf85f
OpenRAM/compiler/pgates
T
History
jcirimel 9857a3f7e7 Merge branch 'dev' into discrete_models
2020-06-05 16:47:01 -07:00
..
pand2.py
Thin-cell decoder changes.
2020-05-29 10:36:07 -07:00
pand3.py
Vertical gates need both well contacts.
2020-05-13 16:54:35 -07:00
pbuf.py
Add no well option. Add stack gates vertical option.
2020-05-11 16:22:08 -07:00
pdriver.py
Thin-cell decoder changes.
2020-05-29 10:36:07 -07:00
pgate.py
optimize tx binning for area
2020-06-05 02:53:03 -07:00
pinv_dec.py
Thin-cell decoder changes.
2020-05-29 10:36:07 -07:00
pinv.py
Check min size inverter.
2020-05-13 16:54:26 -07:00
pinvbuf.py
Add boundary to all pgates
2020-04-21 15:21:57 -07:00
pnand2.py
Add option to remove wells. Save area in pgates with redundant wells.
2020-05-13 14:46:42 -07:00
pnand3.py
Thin-cell decoder changes.
2020-05-29 10:36:07 -07:00
pnor2.py
Add no well option. Add stack gates vertical option.
2020-05-11 16:22:08 -07:00
precharge.py
Move precharge pin to bottom
2020-06-04 12:12:19 -07:00
ptristate_inv.py
Changes to simplify metal preferred directions and pitches.
2020-05-10 11:32:45 -07:00
ptx.py
Thin-cell decoder changes.
2020-05-29 10:36:07 -07:00
pwrite_driver.py
Add boundary to all pgates
2020-04-21 15:21:57 -07:00
single_level_column_mux.py
Fix the bitline spacing in the column mux to a constant.
2020-06-03 15:47:03 -07:00
wordline_driver.py
Hard cells can accept height parameter too.
2020-06-01 16:46:00 -07:00
Powered by Gitea Version: 1.27.2 Page: 43ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API