This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-09-07 19:28:08 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
c223c1ad1c6ec6bc8a54ad5916a73309dd0b5ed6
OpenRAM
/
technology
/
freepdk45
/
tech
T
History
mrg
d8d8636d0f
Comment out calibre in freepdk45
2021-11-22 15:54:22 -08:00
..
__init__.py
…
freepdk45.lydrc
Do not run same well spacing for backwards compatibility. Add pbitcell cheat.
2021-11-22 11:33:27 -08:00
freepdk45.lylvs
Fix cheat on wordline driver name.
2021-11-22 11:33:27 -08:00
freepdk45.lyp
Initial klayout DRC/LVS options
2021-09-07 16:51:16 -07:00
freepdk45.lyt
Initial klayout DRC/LVS options
2021-09-07 16:51:16 -07:00
scn4m_subm.lyp
Add DRC rules and display files
2021-11-22 11:33:27 -08:00
scn4m_subm.lyt
Add DRC rules and display files
2021-11-22 11:33:27 -08:00
tech.py
Comment out calibre in freepdk45
2021-11-22 15:54:22 -08:00
