OpenRAM/technology/freepdk45/tech
mrg 779d6ad2b2 Debugging klayout for SCMOS and FreePDK45. 2021-11-22 11:33:27 -08:00
..
__init__.py update copyright year. 2021-01-22 11:24:53 -08:00
freepdk45.lydrc Do not run same well spacing for backwards compatibility. Add pbitcell cheat. 2021-11-22 11:33:27 -08:00
freepdk45.lylvs Debugging klayout for SCMOS and FreePDK45. 2021-11-22 11:33:27 -08:00
freepdk45.lyp Initial klayout DRC/LVS options 2021-09-07 16:51:16 -07:00
freepdk45.lyt Initial klayout DRC/LVS options 2021-09-07 16:51:16 -07:00
scn4m_subm.lyp Add DRC rules and display files 2021-11-22 11:33:27 -08:00
scn4m_subm.lyt Add DRC rules and display files 2021-11-22 11:33:27 -08:00
tech.py Fixed incorrect via2 spacing rule in tech file. 2021-11-22 11:33:27 -08:00