This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 17:39:02 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
b8299565eb588cb6e9df9bd15a9ef4c0ab7ee8f1
OpenRAM
/
technology
/
freepdk45
/
gds_lib
T
History
Matt Guthaus
83aadc47c9
Remove layer 230 labels from library cells
2018-11-09 11:12:31 -08:00
..
cell_1rw_1r.gds
Added gds/sp for scn4m 1rw+1r bitcell. Passes DRC/LVS in both technologies for single and array.
2018-10-26 00:08:13 -07:00
cell_6t.gds
Remove layer 230 labels from library cells
2018-11-09 11:08:20 -08:00
dff.gds
Add dff_buf and dff_array modules.
2018-03-23 08:11:51 -07:00
replica_cell_1rw_1r.gds
Added replica 1rw+1r cell python modules. Also added drc/lvs checks in replica bitline, but test is failing due to pin error in freepdk45 and metal spacing error in scmos.
2018-11-01 12:29:49 -07:00
replica_cell_6t.gds
Remove layer 230 labels from library cells
2018-11-09 11:12:31 -08:00
sense_amp.gds
Remove layer 230 labels from library cells
2018-11-09 11:02:19 -08:00
tri_gate.gds
Move sense amp to tri gate routing to M3... not ideal.
2018-04-23 09:14:18 -07:00
write_driver.gds
Remove layer 230 labels from library cells
2018-11-09 11:02:19 -08:00