OpenRAM/technology/scn3me_subm
mrg aca46beb74 Add multiport bitcell spice 2019-05-08 16:17:19 -07:00
..
gds_lib Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
mag_lib Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
models Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
sp_lib Add multiport bitcell spice 2019-05-08 16:17:19 -07:00
sue_lib Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
tech Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
tf Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00
__init__.py Add back scn3me_subm tech files 2019-05-08 16:06:21 -07:00