Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
9fd473ce7031bbab45126a1b5d7da4434993f721
OpenRAM/compiler/characterizer
T
History
Hunter Nichols 9fd473ce70 Fixed issue with selection of column address when checking bitline names.
2020-11-20 01:11:08 -08:00
..
__init__.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
bit_polarity.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
charutils.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
delay.py
Fixed issue with selection of column address when checking bitline names.
2020-11-20 01:11:08 -08:00
functional.py
Output functional stimulus to output directory.
2020-11-09 12:00:25 -08:00
lib.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
logical_effort.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
measurements.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
model_check.py
Changed named on delay chain sizing variable. Automatic sizing default is False.
2020-11-17 14:29:01 -08:00
setup_hold.py
Add custom cell custom port order code. Update setup/hold to use it.
2020-11-17 11:12:59 -08:00
simulation.py
Fixed issue with selection of column address when checking bitline names.
2020-11-20 01:11:08 -08:00
sram_op.py
Clean up. Split class into own file.
2019-07-24 08:15:10 -07:00
stimuli.py
Don't check for file to determine if it is included.
2020-11-09 12:11:47 -08:00
trim_spice.py
Remove EOL whitespace globally
2020-11-03 06:29:17 -08:00
Powered by Gitea Version: 1.27.2 Page: 1170ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API