Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
97fc37aec1be392cb26a8a8cd4aae70bbb6338b8
OpenRAM/technology/scn4m_subm
T
History
Hunter Nichols 97fc37aec1 Added checks for the bitline voltage at sense amp enable 50%.
2018-12-12 23:59:32 -08:00
..
gds_lib
Replaced bb layer with comment layer in 1rw,1r cell. Changed widths in replica cell.
2018-11-14 11:00:37 -08:00
mag_lib
Replaced bb layer with comment layer in 1rw,1r cell. Changed widths in replica cell.
2018-11-14 11:00:37 -08:00
models
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
sp_lib
Merged with dev. Fixed conflicts in tests.
2018-12-02 23:09:00 -08:00
sue_lib
Added scn4m_subm.
2018-09-13 12:53:35 -07:00
tech
Added checks for the bitline voltage at sense amp enable 50%.
2018-12-12 23:59:32 -08:00
tf
Supply router working except:
2018-09-18 12:57:39 -07:00
Powered by Gitea Version: 1.27.2 Page: 711ms Template: 141ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API