Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
95d96bd45d6a37096eb781b9c205e4a2888ca247
OpenRAM/compiler/pgates
T
History
Hunter Nichols 80a325fe32 Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
..
pand2.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pbuf.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pdriver.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pgate.py
Convert pgates to use ptx through the factory
2019-01-16 16:30:31 -08:00
pinv.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
pinvbuf.py
Added linear corner factors in analytical delay model.
2019-03-04 00:42:18 -08:00
pnand2.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
pnand3.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
pnor2.py
Added corner information for analytical power estimation.
2019-03-04 19:27:53 -08:00
precharge.py
Convert pgates to use ptx through the factory
2019-01-16 16:30:31 -08:00
ptx.py
Change path to wire_path for Anaconda package conflict
2019-01-25 15:07:56 -08:00
single_level_column_mux.py
Convert pgates to use ptx through the factory
2019-01-16 16:30:31 -08:00
Powered by Gitea Version: 1.27.2 Page: 996ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API