This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-09-02 11:08:01 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
9321f0461b97d1e57307a7f0aec6569a7afac4e4
OpenRAM
/
technology
/
freepdk45
/
gds_lib
T
History
Hunter Nichols
9321f0461b
Fixed error in control logic test. Added gds/sp for replica cell 1rw+1r.
2018-10-31 00:06:34 -07:00
..
cell_1rw_1r.gds
Added gds/sp for scn4m 1rw+1r bitcell. Passes DRC/LVS in both technologies for single and array.
2018-10-26 00:08:13 -07:00
cell_6t.gds
changing case of pins in handmade cell_6t for freepdk45
2018-05-22 14:19:26 -07:00
dff.gds
…
replica_cell_1rw_1r.gds
Fixed error in control logic test. Added gds/sp for replica cell 1rw+1r.
2018-10-31 00:06:34 -07:00
replica_cell_6t.gds
Change labels in replica cell for freepdk45 too
2018-09-04 14:33:14 -07:00
sense_amp.gds
Flip sense amp y axis
2018-04-23 10:19:26 -07:00
tri_gate.gds
Move sense amp to tri gate routing to M3... not ideal.
2018-04-23 09:14:18 -07:00
write_driver.gds
Fix write driver gnd pin layer text
2018-04-11 09:34:13 -07:00