..
base
Supply router working except:
2018-09-18 12:57:39 -07:00
characterizer
Updating ms_flop removal.
2018-09-13 11:40:24 -07:00
gdsMill
Update signal routing for new blockage and pins.
2018-09-05 16:01:11 -07:00
modules
Add extra track spacings in some routes.
2018-09-13 14:12:24 -07:00
pgates
Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport
2018-09-11 17:33:17 -07:00
router
Supply router working except:
2018-09-18 12:57:39 -07:00
tests
Convert unit tests to scn4m_subm
2018-09-17 11:13:46 -07:00
verify
Supply router working except:
2018-09-18 12:57:39 -07:00
Makefile
Add Makefile for parallel test execution.
2018-01-22 13:39:07 -08:00
debug.py
Output debug warnings and errors to stderr. Clean up regress script a bit.
2018-07-11 09:51:28 -07:00
example_config_freepdk45.py
Merge branch 'dev' into multiport_characterization
2018-08-29 01:27:37 -07:00
example_config_scn3me_subm.py
Changed power logic in lib file writing. Syntax incorrect still for multiport. To be changed when top-level is done.
2018-09-10 19:33:59 -07:00
gen_stimulus.py
Convert entire OpenRAM to use python3. Works with Python 3.6.
2018-05-14 16:15:45 -07:00
globals.py
Change default to scn4m
2018-09-13 15:26:03 -07:00
openram.py
Cleanup some items with new sram_config. Update unit tests accordingly.
2018-09-04 10:47:24 -07:00
options.py
Updating ms_flop removal.
2018-09-13 11:40:24 -07:00
sram.py
Cleanup some items with new sram_config. Update unit tests accordingly.
2018-09-04 10:47:24 -07:00
sram_1bank.py
Merge branch 'dev' of https://github.com/VLSIDA/PrivateRAM into multiport
2018-09-11 17:33:17 -07:00
sram_2bank.py
Cleanup some items with new sram_config. Update unit tests accordingly.
2018-09-04 10:47:24 -07:00
sram_4bank.py
Cleanup some items with new sram_config. Update unit tests accordingly.
2018-09-04 10:47:24 -07:00
sram_base.py
Updating ms_flop removal.
2018-09-13 11:40:24 -07:00
sram_config.py
Cleanup some items with new sram_config. Update unit tests accordingly.
2018-09-04 10:47:24 -07:00
8d2804b9cb