This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-29 01:24:39 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
83e5848728fa95fc231aadb80d5f3888154773d7
OpenRAM
/
technology
T
History
mrg
83e5848728
Change FreePDK and SCMOS 2rw cell to share gnd power rail.
2022-03-30 13:48:53 -07:00
..
freepdk45
Change FreePDK and SCMOS 2rw cell to share gnd power rail.
2022-03-30 13:48:53 -07:00
scn3me_subm
add dimension contraints to other tech files
2021-06-18 14:36:15 -07:00
scn4m_subm
Change FreePDK and SCMOS 2rw cell to share gnd power rail.
2022-03-30 13:48:53 -07:00
setup_scripts
Moved model scripts to characterizer dir
2020-12-02 13:25:03 -08:00
sky130
single port rba passing lvs
2022-03-07 13:45:50 -08:00
