Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7f5e6dd6f8d3a7536a179c3d865e2d50f8ebb437
OpenRAM/compiler/base
T
History
Matt Guthaus 25bc3a66ed Add far left option for contact placement in pgates.
2019-04-17 13:41:35 -07:00
..
contact.py
Add far left option for contact placement in pgates.
2019-04-17 13:41:35 -07:00
design.py
Improve print output for debugging layout objects.
2019-04-17 13:41:17 -07:00
geometry.py
Improve print output for debugging layout objects.
2019-04-17 13:41:17 -07:00
hierarchy_design.py
Improve print output for debugging layout objects.
2019-04-17 13:41:17 -07:00
hierarchy_layout.py
Rewrite add_contact to use layer directions.
2019-04-15 18:00:36 -07:00
hierarchy_spice.py
Applied quick corner estimation to analytical delay.
2019-04-09 12:26:54 -07:00
lef.py
Updated Verilog to have multiport. Added 1rw,1rw/1r Verilog testbench.
2019-01-11 14:15:16 -08:00
pin_layout.py
Fix instersection bug. Improve primary and secondary pin algo.
2018-12-04 16:53:04 -08:00
route.py
Rewrite add_contact to use layer directions.
2019-04-15 18:00:36 -07:00
utils.py
Allow multiple must-connect pins with the same label.
2018-11-07 13:05:13 -08:00
vector.py
Fix Future Warning for real
2018-10-10 15:58:16 -07:00
verilog.py
Remove tabs
2019-01-11 14:16:57 -08:00
wire_path.py
Change path to wire_path for Anaconda package conflict
2019-01-25 15:07:56 -08:00
wire.py
Rewrite add_contact to use layer directions.
2019-04-15 18:00:36 -07:00
Powered by Gitea Version: 1.27.2 Page: 387ms Template: 25ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API