luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
OpenRAM/compiler/base
History
Matt Guthaus 69bb245f28 Updates to gdsMill/tech layers 
Create active and poly contact types.
Define standard cell boundary option.
DataType and PurposeLayer are the same. Text must have type 0.
Remove vector from vlsiLayout. More debug in reader.
 		2019-12-04 16:12:53 -08:00
..
contact.py Updates to gdsMill/tech layers 2019-12-04 16:12:53 -08:00
delay_data.py Remove some flake8 errors/warnings. 2019-10-02 23:26:02 +00:00
design.py Updates to gdsMill/tech layers 2019-12-04 16:12:53 -08:00
geometry.py Updates to gdsMill/tech layers 2019-12-04 16:12:53 -08:00
graph_util.py Made all cin function relate to farads and all input_load relate to relative units. 2019-08-08 01:57:04 -07:00
hierarchy_design.py Allow gds to be written with supplies off. Fix extraction bug with new options. 2019-09-03 11:23:35 -07:00
hierarchy_layout.py Updates to gdsMill/tech layers 2019-12-04 16:12:53 -08:00
hierarchy_spice.py Share nominal temperature and voltage. Nominal instead of typical. 2019-09-04 16:53:58 -07:00
lef.py Added functionality to express polygons in LEF files. 2019-06-25 09:20:00 -07:00
pin_layout.py Updates to gdsMill/tech layers 2019-12-04 16:12:53 -08:00
power_data.py Move classes to individual file. 2019-07-16 15:18:04 -07:00
route.py Fix space before comment 2019-06-14 08:43:41 -07:00
utils.py Add layer-purpose GDS support. Various PEP8 fixes. 2019-11-14 18:17:20 +00:00
vector.py Fix space before comment 2019-06-14 08:43:41 -07:00
verilog.py Feedthru port edits. 2019-09-27 14:18:49 -07:00
wire.py Fix space before comment 2019-06-14 08:43:41 -07:00
wire_path.py Fix space before comment 2019-06-14 08:43:41 -07:00
wire_spice_model.py Move classes to individual file. 2019-07-16 15:18:04 -07:00