Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
66a8a76fb02faeafe07ed07955ae1297ade091a4
OpenRAM/compiler/pgates
T
History
Michael Timothy Grimes 66a8a76fb0 Commiting changes to pbitcell that separate the routing into individual functions and rename. The bitlines and wordlines are also renamed.
2018-09-06 17:59:21 -07:00
..
pbitcell.py
Commiting changes to pbitcell that separate the routing into individual functions and rename. The bitlines and wordlines are also renamed.
2018-09-06 17:59:21 -07:00
pgate.py
Add dffs to control logic. Rename layout pin segment/rect functions for consistency. Redo gnd/vdd pins in control.
2018-03-23 08:14:09 -07:00
pinv.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
pinvbuf.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
pnand2.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
pnand3.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
pnor2.py
Finalized separation of netlist/layout creation.
2018-08-27 14:18:32 -07:00
precharge.py
Move place function to instance class rather than hierarchy.
2018-08-27 17:25:39 -07:00
ptx.py
Converted all modules to not run create_layout when netlist_only
2018-08-27 16:42:48 -07:00
single_level_column_mux.py
Clean up new code for add_modules, add_pins and netlist/layouts.
2018-08-28 10:24:09 -07:00
Powered by Gitea Version: 1.27.2 Page: 3415ms Template: 154ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API