luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 09:30:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
59e5441aef7012ae995db197762991f08fc49d28
OpenRAM/compiler/modules
T
History
jsowash 59e5441aef Added write mask to write driver array
2019-08-08 08:46:58 -07:00
..
bank_select.py
Fix pnand2 height in bank select. Unsure how it passed before.
2019-07-03 15:12:22 -07:00
bank.py
Undo delay changes. Fix bus order for DRC.
2019-08-06 17:17:59 -07:00
bitcell_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
control_logic.py
Undo delay changes. Fix bus order for DRC.
2019-08-06 17:17:59 -07:00
delay_chain.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
dff_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
dff_buf_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
dff_buf.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
dff_inv_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
dff_inv.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
dff.py
Merged and fixed conflicts with dev
2019-06-25 16:55:50 -07:00
dummy_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
hierarchical_decoder.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
hierarchical_predecode2x4.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
hierarchical_predecode3x8.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
hierarchical_predecode.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
multibank.py
Change num_wmask to num_wmasks and write_size = None not word_size if wmask not used.
2019-07-19 14:58:37 -07:00
port_address.py
Correct wordline_driver enable to en, not en_bar.
2019-07-05 10:31:05 -07:00
port_data.py
Added write mask to write driver array
2019-08-08 08:46:58 -07:00
precharge_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
replica_bitcell_array.py
Added graph fixes to handmade multiport cells.
2019-07-30 20:31:32 -07:00
replica_column.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
sense_amp_array.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
sense_amp.py
Merged and fixed conflicts with dev
2019-06-25 16:55:50 -07:00
single_level_column_mux_array.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
tri_gate_array.py
Merge branch 'pep8_cleanup' into dev
2019-06-14 08:47:10 -07:00
tri_gate.py
Merged and fixed conflicts with dev
2019-06-25 16:55:50 -07:00
wordline_driver.py
Add direction to pins of all modules
2019-08-06 14:14:09 -07:00
write_driver_array.py
Added write mask to write driver array
2019-08-08 08:46:58 -07:00
write_driver.py
Merged and fixed conflicts with dev
2019-06-25 16:55:50 -07:00
write_mask_and_array.py
Added write mask to write driver array
2019-08-08 08:46:58 -07:00