This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-09-02 02:57:53 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
5960324ca6a06ab3e1b233fd09150fb14970328c
OpenRAM
/
technology
/
scn3me_subm
/
tech
T
History
Matt Guthaus
34e180b901
Analytical delay model from Bin Wu. Unit test not passing.
2017-05-30 12:50:07 -07:00
..
__init__.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
calibreDRC_scn3me_subm.rul
Add back scn3me_subm rule files
2016-11-09 09:32:26 -08:00
calibreLVS_scn3me_subm.rul
Add back scn3me_subm rule files
2016-11-09 09:32:26 -08:00
ptx_port.py
RELEASE 1.0
2016-11-08 09:57:35 -08:00
tech.py
Analytical delay model from Bin Wu. Unit test not passing.
2017-05-30 12:50:07 -07:00
