| .. |
|
bank.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
bank_select.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
bitcell_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
control_logic.py
|
Change RBL size to 50% of row size.
|
2018-10-11 10:39:24 -07:00 |
|
delay_chain.py
|
Editting top level netlist for multiport. Now there are multiple control logic modules, one per port. Since diffent ports are driven by different clocks, also separating dff modules, one per port.
|
2018-09-26 19:10:24 -07:00 |
|
dff.py
|
…
|
|
|
dff_array.py
|
Merge branch 'multiport' into supply_routing
|
2018-10-11 09:56:38 -07:00 |
|
dff_buf.py
|
…
|
|
|
dff_buf_array.py
|
Merge branch 'multiport' into supply_routing
|
2018-10-11 09:56:38 -07:00 |
|
dff_inv.py
|
…
|
|
|
dff_inv_array.py
|
Merge branch 'multiport' into supply_routing
|
2018-10-11 09:56:38 -07:00 |
|
hierarchical_decoder.py
|
Move power pins in hierarchical decoder to be further. Strap rails instead for redundant vias.
|
2018-10-20 12:54:12 -07:00 |
|
hierarchical_predecode.py
|
Merge branch 'multiport' into supply_routing
|
2018-10-11 09:56:38 -07:00 |
|
hierarchical_predecode2x4.py
|
Converted all submodules to use _bit notation instead of [bit]
|
2018-10-11 09:53:08 -07:00 |
|
hierarchical_predecode3x8.py
|
Converted all submodules to use _bit notation instead of [bit]
|
2018-10-11 09:53:08 -07:00 |
|
multibank.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
precharge_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
replica_bitcell.py
|
…
|
|
|
replica_bitline.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
replica_pbitcell.py
|
…
|
|
|
sense_amp.py
|
…
|
|
|
sense_amp_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
single_level_column_mux_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
tri_gate.py
|
…
|
|
|
tri_gate_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
|
wordline_driver.py
|
Converted all submodules to use _bit notation instead of [bit]
|
2018-10-11 09:53:08 -07:00 |
|
write_driver.py
|
…
|
|
|
write_driver_array.py
|
Update all drc usages to call function type
|
2018-10-12 14:37:51 -07:00 |
f5e68c5c32