This website requires JavaScript.
Explore
Help
Sign In
luke
/
OpenRAM
Watch
1
Star
0
Fork
0
mirror of
https://github.com/VLSIDA/OpenRAM.git
synced
2026-08-30 09:58:33 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
439003e203af3d1bea01affa57e6ca15f82dd4e6
OpenRAM
/
technology
/
freepdk45
/
gds_lib
T
History
ota2
8403749fec
Add Q and Qbar labels
2021-02-27 18:27:08 -05:00
..
cell_1rw.gds
Add Q and Qbar labels
2021-02-27 18:27:08 -05:00
cell_2rw.gds
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
dff.gds
…
dummy_cell_1rw.gds
Rework bitcells.
2020-11-13 10:07:40 -08:00
dummy_cell_2rw.gds
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
replica_cell_1rw.gds
Rework bitcells.
2020-11-13 10:07:40 -08:00
replica_cell_2rw.gds
Convert bitcells to 1port and 2port
2020-11-13 08:09:21 -08:00
sense_amp.gds
…
tri_gate.gds
…
write_driver.gds
Move write_driver din left to avoid control signal in spare columns.
2020-07-16 14:47:14 -07:00
