mirror of
https://github.com/VLSIDA/OpenRAM.git
synced 2026-09-08 04:11:47 +02:00
Matt Guthaus
63d0523228
Added scn4m_subm files (instead of scn4me_subm). Fixed missing cifoutput/cifinput in magic tech file and gds files. Fixed incorrect M3/via3/M4 design rules.
7 lines
59 B
Python
Executable File
7 lines
59 B
Python
Executable File
"""
|
|
Import tech specific modules.
|
|
"""
|
|
|
|
from tech import *
|
|
|