Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 01:24:39 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
2bfc94fcdd6f78a97348add91369829b51b40ca3
OpenRAM/compiler/router
T
History
mrg 2bfc94fcdd Add unblocking of source and destination pins to router.
2022-03-18 14:44:13 -07:00
..
direction.py
PEP8 cleanup
2021-02-23 13:32:13 -08:00
grid_cell.py
Add unblocking of source and destination pins to router.
2022-03-18 14:44:13 -07:00
grid_path.py
Update copyright year.
2021-01-22 11:23:28 -08:00
grid_utils.py
Update copyright year.
2021-01-22 11:23:28 -08:00
grid.py
Fix power ring routing boundary bug.
2022-03-18 10:32:25 -07:00
pin_group.py
Add left stripe power routes to tree router as option.
2021-05-05 13:45:12 -07:00
router_tech.py
Add left stripe power routes to tree router as option.
2021-05-05 13:45:12 -07:00
router.py
Add unblocking of source and destination pins to router.
2022-03-18 14:44:13 -07:00
signal_escape_router.py
Fix power ring routing boundary bug.
2022-03-18 10:32:25 -07:00
signal_grid.py
Fix power ring routing boundary bug.
2022-03-18 10:32:25 -07:00
signal_router.py
Add unblocking of source and destination pins to router.
2022-03-18 14:44:13 -07:00
supply_grid_router.py
Separate supply pin type from route supplies option
2021-05-28 11:55:50 -07:00
supply_grid.py
Update copyright year.
2021-01-22 11:23:28 -08:00
supply_tree_router.py
Add unblocking of source and destination pins to router.
2022-03-18 14:44:13 -07:00
vector3d.py
Add dnwell
2021-05-26 16:14:16 -07:00
Powered by Gitea Version: 1.27.2 Page: 1096ms Template: 110ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API