Comment about write driver size for write through to work, but disable write through in functional simulation. Provide warning in Verilog about write throughs.