Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
1b89533d7b23dedcb0b7a60e6a2b51a09028b7fa
OpenRAM/compiler/sram
T
History
mrg cce1305da3 Add technology parameter for library prefix during uniquification of GDS
2021-07-12 11:01:51 -07:00
..
sram_1bank.py
Add extra dnwell spacing for single port
2021-06-23 11:14:58 -07:00
sram_2bank.py
Update copyright year.
2021-01-22 11:23:28 -08:00
sram_base.py
Merge branch 'dev' into automated_analytical_model
2021-06-22 01:39:38 -07:00
sram_config.py
Reset write_size to none when it is the same as data word width
2021-07-09 12:31:35 -07:00
sram.py
Add technology parameter for library prefix during uniquification of GDS
2021-07-12 11:01:51 -07:00
Powered by Gitea Version: 1.27.2 Page: 1430ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API