Logo
Explore Help
Sign In
luke/OpenRAM
Watch 1
Star 0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-29 17:39:02 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
01ab253925b107a778fbe2fbe9b086bef4e2dbb3
OpenRAM/technology/freepdk45/gds_lib
T
History
Hunter Nichols 1e87a0efd2 Re-added new width 1rw,1r bitcells with flattened gds.
2018-12-05 20:43:10 -08:00
..
cell_1rw_1r.gds
Re-added new width 1rw,1r bitcells with flattened gds.
2018-12-05 20:43:10 -08:00
cell_6t.gds
Remove layer 230 labels from library cells
2018-11-09 11:08:20 -08:00
dff.gds
Add dff_buf and dff_array modules.
2018-03-23 08:11:51 -07:00
replica_cell_1rw_1r.gds
Re-added new width 1rw,1r bitcells with flattened gds.
2018-12-05 20:43:10 -08:00
replica_cell_6t.gds
Remove layer 230 labels from library cells
2018-11-09 11:12:31 -08:00
sense_amp.gds
Remove layer 230 labels from library cells
2018-11-09 11:02:19 -08:00
tri_gate.gds
Move sense amp to tri gate routing to M3... not ideal.
2018-04-23 09:14:18 -07:00
write_driver.gds
Remove layer 230 labels from library cells
2018-11-09 11:02:19 -08:00
Powered by Gitea Version: 1.27.2 Page: 2315ms Template: 9ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API