Bastian Koppelmann
|
87b5a48f9e
|
bitcell: Remove hardcoded signal pins
use names provided by the tech file, which can be overriden by the
technology.
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
|
2020-02-12 15:37:51 +01:00 |
jcirimel
|
27eced1fbe
|
netlist_only done
|
2020-02-09 23:51:01 -08:00 |
jcirimel
|
b212b3e85a
|
s8 gdsless netlist only working up to dff array
|
2020-02-09 21:37:09 -08:00 |
Hunter Nichols
|
fc1cba099c
|
Made all cin function relate to farads and all input_load relate to relative units.
|
2019-08-08 01:57:04 -07:00 |
mrg
|
8b0b2e2817
|
Merge branch 'dev' into rbl_revamp
|
2019-07-03 14:05:28 -07:00 |
Hunter Nichols
|
4e08e2da87
|
Merged and fixed conflicts with dev
|
2019-06-25 16:55:50 -07:00 |
mrg
|
4523a7b9f6
|
Replica bitcell array working
|
2019-06-19 16:03:21 -07:00 |
Matt Guthaus
|
a234b0af88
|
Fix space before comment
|
2019-06-14 08:43:41 -07:00 |
Hunter Nichols
|
d8617acff2
|
Merged with dev
|
2019-05-15 18:48:00 -07:00 |
Hunter Nichols
|
d54074d68e
|
Made timing graph more gate-level. Changed edges to be defined by inputs/ouputs and name based.
|
2019-05-07 00:52:27 -07:00 |
Matt Guthaus
|
0f03553689
|
Update copyright to correct years.
|
2019-05-06 06:50:15 -07:00 |
Matt Guthaus
|
3f9a987e51
|
Update copyright. Add header to all OpenRAM files.
|
2019-04-26 12:33:53 -07:00 |
Hunter Nichols
|
e292767166
|
Added graph creation and functions in base class and lower level modules.
|
2019-04-24 14:23:22 -07:00 |
Matt Guthaus
|
a418431a42
|
First draft of sram_factory code
|
2019-01-16 16:15:38 -08:00 |
Hunter Nichols
|
8957c556db
|
Added sense amp enable delay calculation.
|
2018-11-08 23:54:18 -08:00 |
Matt Guthaus
|
1fe767343e
|
Reimplement gdsMill pin functions so they are run once when a GDS is loaded. Get pins is now a table lookup.
|
2018-11-07 11:31:44 -08:00 |
Matt Guthaus
|
e90f9be6f5
|
Move replica bitcells to new bitcells subdir
|
2018-10-24 09:06:29 -07:00 |