luke
/
OpenRAM
mirror of https://github.com/VLSIDA/OpenRAM.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

routing mistake in route_wlen

This commit is contained in:
samuelkcrow 2022-06-25 15:34:15 -07:00
parent 1e1ec54275
commit fd7a7c2564
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/modules/control_logic_delay.py
View File

@ -563,7 +563,7 @@ class control_logic_delay(design.design):
out_pin = self.wl_en_unbuf_and_inst.get_pin("Z")
out_pos = out_pin.center()
in_pin = self.p_en_bar_driver_inst.get_pin("A")
in_pin = self.wl_en_driver_inst.get_pin("A")
in_pos = in_pin.center()
mid1 = vector(in_pos.x, out_pos.y)
self.add_path(out_pin.layer, [out_pos, mid1, in_pos])