luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-04 08:44:12 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use library imports globally

Browse Source
This commit is contained in:
Eren Dogan
2022-11-27 13:01:20 -08:00
parent 037468d88d
commit fccdc3c45b
455 changed files with 3254 additions and 3083 deletions
Download Patch File Download Diff File Expand all files Collapse all files
technology/sky130/custom/sky130_bitcell_base_array.py
+7 -7
View File
@@ -5,12 +5,12 @@
# All rights reserved.
#
import debug
from base import geometry
from sram_factory import factory
from modules import bitcell_base_array
from globals import OPTS
from tech import layer
from openram import debug
from openram.base import geometry
from openram.modules import bitcell_base_array
from openram.sram_factory import factory
from openram.tech import layer
from openram import OPTS
class sky130_bitcell_base_array(bitcell_base_array):
@@ -154,7 +154,7 @@ class sky130_bitcell_base_array(bitcell_base_array):
if 'VNB' or 'vnb'in self.cell_inst[row, col].mod.pins:
try:
from tech import layer_override
from openram.tech import layer_override
if layer_override['VNB']:
pin = inst.get_pin("vnb")
self.objs.append(geometry.label("gnd", layer["pwellp"], pin.center()))