luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 18:02:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use library imports globally

Browse Source
This commit is contained in:
Eren Dogan
2022-11-27 13:01:20 -08:00
parent 037468d88d
commit fccdc3c45b
455 changed files with 3254 additions and 3083 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/port_data.py
+8 -8
View File
@@ -3,16 +3,16 @@
# Copyright (c) 2016-2021 Regents of the University of California
# All rights reserved.
#
from tech import drc
import debug
from base import design
import math
from sram_factory import factory
from collections import namedtuple
from base import vector
from globals import OPTS
from tech import cell_properties
from tech import layer_properties as layer_props
from openram import debug
from openram.base import design
from openram.base import vector
from openram.sram_factory import factory
from openram.tech import drc
from openram.tech import cell_properties
from openram.tech import layer_properties as layer_props
from openram import OPTS
class port_data(design):