luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-01 18:48:10 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use library imports globally

Browse Source
This commit is contained in:
Eren Dogan
2022-11-27 13:01:20 -08:00
parent 037468d88d
commit fccdc3c45b
455 changed files with 3254 additions and 3083 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/pgate.py
+7 -7
View File
@@ -5,17 +5,17 @@
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
from base import design
from base import vector
import debug
import math
from bisect import bisect_left
from tech import layer, drc
from globals import OPTS
from tech import cell_properties as cell_props
from openram import debug
from openram.base import design
from openram.base import vector
from openram.tech import layer, drc
from openram.tech import cell_properties as cell_props
from openram import OPTS
if cell_props.ptx.bin_spice_models:
from tech import nmos_bins, pmos_bins
from openram.tech import nmos_bins, pmos_bins
class pgate(design):