luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-08-30 01:48:33 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use library imports globally

Browse Source
This commit is contained in:
Eren Dogan
2022-11-27 13:01:20 -08:00
parent 037468d88d
commit fccdc3c45b
455 changed files with 3254 additions and 3083 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/modules/bitcell_base_array.py
+4 -4
View File
@@ -5,10 +5,10 @@
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
import debug
from base import design
from sram_factory import factory
from globals import OPTS
from openram import debug
from openram.base import design
from openram.sram_factory import factory
from openram import OPTS
class bitcell_base_array(design):