luke/OpenRAM
1
0
Fork 0
mirror of https://github.com/VLSIDA/OpenRAM.git synced 2026-09-06 09:18:34 +02:00
Code Issues Packages Projects Releases Wiki Activity

Use library imports globally

Browse Source
This commit is contained in:
Eren Dogan
2022-11-27 13:01:20 -08:00
parent 037468d88d
commit fccdc3c45b
455 changed files with 3254 additions and 3083 deletions
Download Patch File Download Diff File Expand all files Collapse all files
compiler/drc/custom_layer_properties.py
-1
View File
@@ -6,7 +6,6 @@
# All rights reserved.
#
class _bank:
def __init__(self, stack, pitch):
# bank
compiler/drc/design_rules.py
+1 -1
View File
@@ -5,7 +5,7 @@
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
import debug
from openram import debug
from .drc_value import *
from .drc_lut import *
compiler/drc/drc_lut.py
+1 -1
View File
@@ -5,7 +5,7 @@
# (acting for and on behalf of Oklahoma State University)
# All rights reserved.
#
import debug
from openram import debug
class drc_lut():
compiler/drc/drc_value.py
-1
View File
@@ -6,7 +6,6 @@
# All rights reserved.
#
class drc_value():
"""
A single DRC value.